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ABSTRACT 
Semiconductor-superconductor hybrid systems have outstanding potential for emerging high 
performance nanoelectronics and quantum devices. However, critical to their successful 
application is the fabrication of high quality and reproducible semiconductor-superconductor 
interfaces. Here, we realize and measure axial Al-Ge-Al nanowire heterostructures with atomically 
precise interfaces, enwrapped by an ultra-thin epitaxial Si layer further denoted as Al-Ge/Si-Al 
nanowire heterostructures. The heterostructures were synthesized by a thermally induced exchange 
reaction of single-crystalline Ge/Si core/shell nanowires and lithographically defined Al contact 
pads. Applying this heterostructure formation scheme enables self-aligned quasi one-dimensional 
crystalline Al leads contacting ultra-scaled Ge/Si segments with contact transparencies greater than 
98%. Integration into back-gated field-effect devices and continuous scaling beyond lithographic 
limitations allows us to exploit the full potential of the highly transparent contacts to the 1D hole 
gas at the Ge-Si interface. This leads to the observation of ballistic transport as well as quantum 
confinement effects up to temperatures of 150 K. Low temperature measurements reveal 
proximity-induced superconductivity in the Ge/Si core/shell nanowires. The realization of a 
Josephson field-effect transistor allows us to study the subharmonic energy-gap structure caused 
by multiple Andreev reflections. Most importantly, the absence of a quantum dot regime indicates 
a hard superconducting gap originating from the highly transparent contacts to the 1D hole-gas, 
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which is potentially interesting for the study of Majorana zero modes. Moreover, underlining the 
importance of the proposed thermally induced Al-Ge/Si-Al heterostructure formation technique, 
our system could pave the way for novel key components of quantum computing such as gatemon 
or transmon qubits.   
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The capability to customize the morphology and size of low-dimensional nanostructures, such as 
nanowires (NWs), and thus tune the associated electronic and optical properties, has triggered 
substantial research interest.2,3,4 Especially band-structure engineering by controlled epitaxial 
growth of core/shell NWs provoked the investigation of 1D hole-gas systems,4 attractive for 
fundamental studies of low-dimensional transport as well as future high-performance 
nanoelectronic or quantum devices.5,6,7,8,9 Further, heterostructures of dissimilar materials with 
unique structure-property relationships and interactions originating from the contributions of 
individual low-dimensional components may enable novel electronic or photonic devices that are 
outclassing or even unattainable for planar geometries.10,11 However, fabricating interconnects is 
a crucial step towards the integration of such future ultra-scaled devices and requires sophisticated 
nanostructure formation techniques and precise lithography. To overcome these limitations, 
material combinations with no intermetallic phase formation, such as the Al-Ge system, enabling 
true metal-semiconductor heterostructures with abrupt metal-semiconductor interfaces received a 
considerable amount of attention.12,13,14,15,16,17 Within this paper, we apply quasi 1D 
superconducting Al leads to ultra-scaled Ge/Si core-shell channels forming highly transparent 
contacts to the 1D hole gas. Such a monolithic superconductor-semiconductor heterostructure 
enables an exchange of Cooper-pairs between two highly transparent superconducting contacts 
through the hole gas. This leads to supercurrent induced by the superconducting proximity effect18 
which is an important prerequisite for a Josephson field-effect transistor (JoFET). That could be 
integrated into a gate-tunable superconducting qubit, often referred to as a gatemon.19 Further, this 
architecture due to the strong spin-orbit coupling of holes in Ge could be an attractive candidate 
for the study of Majorana zero modes and development of topological superconducting qubits.16,20 
 5 
Our approach for the synthesis of a monolithic Al-Ge/Si-Al NW heterostructure featuring highly 
transparent contacts to a 1D hole gas is based on vapor-liquid-solid21 grown core/shell NWs with 
a Ge NW core diameter of 30 nm and a Si-shell thickness of about 3 nm. For such NWs contacted 
by Al pads we demonstrate the realization of tunable Ge segment lengths by the selective 
substitution of the Ge core by crystalline Al (c-Al) utilizing a thermally induced exchange reaction 
while maintaining the ultra-thin semiconducting shell wrapped around (figure 1a).13 The insets of 
figure 1a show energy dispersive X-ray spectroscopy (EDX) chemical maps at the respective 
positions and proves an intact Si shell around the Ge NW segment and the Al NW. The monolithic 
heterostructure formation enables self-aligned quasi-1D c-Al leads contacting the Ge/Si segment. 
A SEM image of the actual heterostructure arrangement is shown in figure 1b. For an analysis of 
the Al-Ge interface, high-resolution high angle annular dark field (HAADF) scanning transmission 
electron microscopy (STEM) oriented along the [112"] direction of observation of the Ge crystal 
was performed on a probe corrected FEI Titan Themis working at 200 kV (obtained at the cyan 
dashed square shown in figure 1b). All investigated Al-Ge interfaces showed a very sharp metal-
semiconductor interface, and we observed an epitaxial relation between the exchanged c-Al and 
Ge part along the Ge(111) growth plane, without the visibility of any crystal defects. An intensity 
profile obtained in the HAADF STEM image (figure 1c), shows that going from the Ge segment 
to the converted c-Al region the intensity changes over about 1 nm. However, if we measure the 
local lattice spacing, as shown in the inset, we find the last plane of higher HAADF STEM intensity 
has the lattice spacing close to the value of a Ge (111) plane (about 0.32 nm). The final Ge (111) 
plane is directly followed by a lower intensity plane with the lattice spacing close to the value 
expected for an Al (111) plane (0.24 nm), indicating a perfectly abrupt interface. Using this Al 
metallization scheme and consecutive annealing steps, the Ge/Si channel length can be tuned by 
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the Al-Ge exchange procedure beyond lithographic limitations down to 10 nm (see supporting 
figure S1). 
 
 
Figure 1. (a) Schematic illustration of an axial Al-Ge-Al NW heterostructure with an ultra-thin 
semiconducting shell wrapped around. The insets show EDX chemical maps at the respective 
positions along the heterostructure indicating an intact semiconducting shell around the entire Al-
Ge-Al heterostructure. (b) SEM image of the actual heterostructure arrangement. Scale bar is 200 
nm. (c) High-resolution HAADF STEM obtained at the Al-Ge interface and corresponding 
intensity profile obtained at the cyan dashed square shown in (b). 
 
To investigate the electrical transport properties, the intrinsic Ge/Si core/shell NWs were 
integrated in back-gated FETs. A schematic illustration of the device architecture and the 
respective biasing is displayed in the upper inset of figure 2. The transport measurements were 
carried out using a two probe configuration; hereafter we have subtracted the wiring resistance. 
The main plot of figure 2 shows the comparison of room temperature I/V characteristics at gate-
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voltage (VG = 0 V) of an intrinsic Ge NW (blue) and a Ge/Si core/shell NW (black) both with a 
physical transistor channel length of 2 µm. For the core/shell NW a clean confinement potential in 
the Ge core is expected8,22 in view of the epitaxial growth of the Si-shell resulting in a high mobility 
1D hole gas4,23 (see lower inset of figure 2). The origin of the hole gas is associated with the abrupt 
discontinuity of the band-structure at the Ge-Si interface showing a band-offset of approximately 
500 meV.4 This causes holes to flow from Si to Ge to maintain a constant chemical potential 
throughout the arrangement. Consequently, the band edges are bent at the interface and holes are 
confined in the Ge close to the Ge-Si interface forming a hole gas.22 Thus, in comparison with the 
intrinsic Ge NW the resistance of the Ge/Si core/shell NW is more than two orders of magnitude 
lower. The first annealing cycle reduces the channel length of the Al-Ge/Si-Al NW 
heterostructures from 2 µm (black) to LGe/Si = 470 nm (green). We observed a moderate decrease 
in resistance of about 60%, which we dedicate to a combined effect of the reduction of the channel 
length and a change of the contact architecture from the Al pad atop of the Ge core to a quasi 1D 
monolithic Al-Ge contact. The second annealing cycle reduces the channel length further to LGe/Si 
= 40 nm (red) resulting in a roughly tenfold reduction in resistance. In comparison with a ballistic 
bare Ge NW based device of the same channel length, the resistance of the Ge/Si core/shell 
heterostructure is by a factor of 5 lower.24 Therefore, even though multiple consecutive annealing 
cycles were performed, Ge/Si core/shell NWs still reveal a 1D hole characteristic proving the 
thermal stability of the Si shell and the selective exchange of the Ge core. 
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Figure 2. Comparison of the I/V characteristic of an intrinsic Ge NW (blue), a Ge/Si core/shell 
NW (black) and Al-Ge/Si-Al heterostructure device with varying channel lengths of LGe/Si = 470 
nm (green) and LGe/Si = 40 nm (red) achieved by consecutive annealing steps. The upper inset 
shows a schematic illustration of the heterostructure NWs integrated in a back-gated FET 
configuration. A band diagram at the Ge/Si heterojunction in Ge/Si core/shell NWs is shown in 
the lower inset. EV and EF are the valence band edge and the Fermi energy, respectively. 
 
Figure 3a shows the conductance vs gate voltage (G-VG) characteristic of the back-gated Ge/Si 
core/shell NW FET device with the channel length of LGe/Si = 40 nm measured in the temperature 
range from T = 5 K to 300 K. When the gate voltage is swept from positive to negative the 
conductance increases, thus the device behaves like a p-type accumulation FET device.25 Cooling 
the sample does not change the overall conductance but at T = 150 K and even more pronounced 
for lower temperatures, distinctive plateau like features can be observed. As the channel length of 
this particular device is below the scattering mean free path in Ge/Si core/shell NWs of 70 nm,26 
we associate this quantization of conductance in steps of G0 = 2e2/h with one-dimensional spin-
degenerate sub-band-resolved quantum ballistic transport.4,27,28 In the inset the resistance (R = 1/G) 
of the plateaus taken at the points marked by black arrows are plotted against the conducting 
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channel number, associated with that plateau (n). Given that the Ge segment is in the ballistic limit 
and that we are in linear regime we can estimate the transparency of the interface by linearly fitting 
R = (R0 + RI)/n,29 blue curve of inset, where R0 = h/2e2 is the quantized resistance and RI = R0(1-
T)/T is the interface resistance due to scattering. The slope of the linear fit gives a R0 + RI value 
of 1.02R0 resulting in a transparency of approximately 98%. Furthermore, the G-VG measurement 
recorded at T = 5 K hints at the conductance anomaly at 0.7G0 (blue arrow), which is considered 
as an intrinsic low-temperature sub-G0 feature of mesoscopic devices.30 
To investigate the observed plateaus below the superconducting transition temperature of the Al 
contacts (TC = 1.19 K)31 measurements were carried out in a pumped 3He cryostat. Figure 3b shows 
traces of the bias voltage dependent differential conductance (G = ID / VD) for fixed gate voltages 
ranging from VG = 30 V to -30 V with a step size of 167 µV at T=450 mK. The conductance traces 
bunch into five thick lines of constant conductance, separated by regions of low trace density. Five 
conductance channels are clearly visible in figure 3b, with each bunching region occurring near an 
integer multiple of G0. We attribute the dip in conductance around VD » ± 4 mV to be a 
consequence of the conductance evolving from integer plateaus, in the low bias regime, to ‘half’ 
plateaus, in the high bias voltage (nonlinear) regime.8  
Considering the low temperature of the measurement (T < TC), the conductance peak at zero-bias 
is a clear first indication for induced superconductivity in the Ge/Si core/shell segment. Further, 
an indication for quantization of these superconducting features is supplied by supporting figure 
S2, which shows an overlay of the differential conductance recorded above (T = 2 K) and below 
(T = 450 mK) TC. The observation of quantized conductance further endorses our achievement of 
a near atomically precise interface between Al contacts and Ge/Si core/shell segments. 
 
 10 
 
 Figure 3.  (a) G-VG characteristics of the Al-Ge/Si-Al heterostructure device with a channel length 
of LGe/Si = 40 nm measured at different temperatures between T = 5 K and 300 K. The conductance 
G was directly obtained from the measured current according to G = ID / VD and is plotted in units 
of G0. The black arrows indicate the quantized conductance plateaus and the blue arrow indicates 
the 0.7G0 plateau at 5 K. The inset shows the resistance (R) of the quantized conductance plateaus 
vs the conducting channel number (n). (b) G = ID / VD with series resistance of 370 Ω subtracted 
waterfall plot from VG = 30 V to -30 V in 167 µV steps measured at T = 450 mK. 
 
To investigate the high conductance regime for gate-voltages between -30 V and 0 V, we carried 
out current biasing measurements at T = 420 mK. The gate-voltage was swept from high to low 
and the bias from negative to positive. Figure 4a shows the differential resistance (dVD / dID) as a 
function of bias current and gate voltage between -30 V < VG < 0 V. The density plot clearly shows 
a region of near zero resistance centered around ID = 0 nA. This VG and ID dependent region 
suggests there is a regime where dissipationless supercurrent passes through the Ge/Si core/shell 
segment.  To illustrate the VG dependence on the transport dynamics, the lower inset shows a 
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resistance slice at ID = 0 nA; a regime of high zero-bias resistance, of the order of several quantum 
of resistance, between VG = 0 V and -3 V preludes a strongly decreasing resistance of the device 
as the gate voltage is decreased. Decreasing from VG = -3 V, the zero-bias resistance of the 
heterostructure device drops abruptly and finally converges to a small finite resistance of 25 Ω. 
We attribute this finite resistance to thermally activated phase slips. Such phase slips are of 
significance in Josephson junctions, when the Josephson energy (EJ = Ф0 IC/2п ≈ 5 x 10-24 J) is of 
the order of the thermal energy (kBT ≈ 6 x 10-24 J).32  
To further show the dependence of IC on the gate voltage induced electric field, the upper inset of 
figure 4a shows the I/V characteristic of the heterostructure device for particular gate-voltages, 
illustrating the ability to tune IC. These observations clearly demonstrate that such a device, with 
a short channel, possess gate voltage mediated superconducting proximity effect.32,33  As the Ge/Si 
core/shell heterostructure device shows characteristics of a p-type semiconductor, a more negative 
VG increases the number of conductance channels, resulting in higher IC and an increased 
conductance in the normal state. At approximately VG = -25 V, the critical current saturates at a 
value of about IC = 15 nA.  
Figure 4b shows the respective plot in the gate-voltage range between VG = 0 V and 30 V based 
on a measurement of differential conductance (dID / dVD) as a function of bias voltage and gate 
voltage. The inset shows raw I/V curves for VG = 28 V, 20 V, and 10 V, further illustrating the 
transport dynamics of the device. The density plot reveals that even for a high positive gate-voltage 
up to VG = 30 V there are no Coulomb blockade effects, indicating the absence of a quantum dot 
regime. This is supported by the significant conductivity outside the superconducting gap of VG = 
28 V of approximately 0.3 G0. This observation is in contrast to pure Si or Ge based devices 
featuring Schottky barriers20 or Ge/Si core/shell based NW devices contacting the Si-shell,35 
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forming a tunnel barrier at low temperatures. These findings further indicate that our Al-Ge/Si-Al 
heterostructure devices feature highly transparent contacts to the 1D hole gas, which is in good 
agreement with Xiang et al.8 In the low conducting regime (25 V < VG < 30 V) we observe a 
superconducting gap with a minimum gap ratio of <GG> / <GN> = 0.03, where <GG> is the average 
conductance inside the gap, across a VD range from -0.05 mV to 0.05 mV, and <GN> the average 
conductance outside the gap, across a VD range from -0.7 mV to -0.6 mV. 
Figure 4c shows a slice of the differential conductance with respect to VD in the low conducting 
regime (VG = 28 V, taken from figure 4b) and the high conducting regime (VG = -29.5 V, taken 
from supporting figure S3) at T = 420 mK.  In both regimes, a family of peaks are observed 
symmetrically around VD = 0 V. In the high conducting regime, the peak at zero bias shows a 
differential conductance higher than 200 G0 and corresponds to the “infinite conductivity” of the 
superconducting state of the Ge/Si core/shell channel. Further, the peaks at finite VD correspond 
to the subharmonic energy-gap structure caused by multiple Andreev reflections (MARs),18 with 
peak positions given by eVn = 2∆/n.34 Such features arise from a progressive increase of the 
incident carrier energy as the carrier reflects between the two interfaces and thus mark Andreev 
channels present in superconductor – normal – superconductor (S-N-S) junctions for applying bias 
voltages below the superconducting gap. Taking the superconducting gap (∆) to be half of, VD = 
0.37 mV, the position of the first conductance peak (n = 1), we obtain 0.185 meV we observe five 
MARs of n = 1,2,3,7 and 12 (see dashed lines in figure 4c). Interestingly, we observe a conductance 
peak at 0.44 mV that would indicate a slightly larger superconducting gap. However, as all other 
peaks do not match to this gap, we believe that this feature could be associated with the slightly 
higher TC of the polycrystalline Al contact pads. The first three Andreev peaks of the VG = -29.5 
V slice align perfectly with the observed peaks at VG = 28 V. The stability of the MARs through 
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60 V of gate tuning (see supporting figure S4) further endorses the exceptional interface quality 
that we have achieved. 
By fitting I/V characteristic curves above the Al superconducting gap (VD > 2∆/e) (see supporting 
figure S5) we calculated the normal resistance (Rn) and the excess current (Iexc) for VG < 0 V.  Rn 
converges at VG = - 25 V to 2.98 kΩ. Using the BTK36 model we retrieve a barrier strength of Z = 
0.1 resulting in a transparency of 99%, which is consistent with the transparency calculated from 
the quantized conductance plateaus. 
 
 
Figure 4. (a) Differential resistance dVD / dID, with wiring resistance of 370 Ω subtracted,  plotted 
in units of the quantum resistance versus ID and VG. ID was swept from negative to positive and VG 
from 0 V to -30 V measured at 420 mK. The dark blue regions correspond to zero resistance and 
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indicate superconductivity induced into the Ge/Si core/shell channel. The upper inset shows VD 
versus ID for four different VG (0 V, -10 V, -15 V, -29 V). The lower inset shows a slice of differential 
resistance dVD / dID at ID = 0 nA with respect to VG. (b) Differential conductance dID / dVD, with 
wiring resistance of 370 Ω subtracted, plotted in units of quantum resistance versus VD and VG. 
VD was swept from negative to positive. The inset shows ID versus VD for three different VG (10 V, 
20 V, 28 V) (c) Differential conductance slice (dID / dVD) with respect to VD for VG = -29.5 V and 
28 V measured at 450 mK. 
 
In conclusion, we report the synthesis and electrical characterization of crystalline axial Al-Ge/Si-
Al core/shell NW heterostructures. We have devised and implemented an annealing scheme to 
fabricate ultra-scaled Al-Ge/Si-Al heterostructures with highly transparent contacts. Through 
consecutive annealing cycles, the length of the Ge segment can be tuned beyond lithographic 
limitations. High-resolution HAADF STEM and EDX measurements show an abrupt atomically 
precise interface between the c-Al leads and Ge with an intact Si shell around the entire Al-Ge-Al 
heterostructure. The integration of these 1D hole gas NW heterostructures in back-gated FETs 
enabled the investigation of their transport properties. Observations of stable MARs and quantized 
conductance affirmed the great quality of the interface and a high contact transparency, greater 
than 98% of the metal-semiconductor contact. The observation of a supercurrent up to 15 nA at 
450 mK and its ability to be tuned by a gate makes these devices suitable candidates for gatemon 
qubits. Further, the promising gap ratio of <GG> / <GN> = 0.03 in the low conductance regime is 
promising for the observation of Majorana zero modes. The opportunity to tune the electrical 
properties of these single crystalline metal-semiconductor heterostructures provides a promising 
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platform towards practical applications of future ultra-scaled axial and radial nanoelectronic 
devices.  
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METHODS: 
Device fabrication: 
The starting materials are vapor-liquid-solid grown core/shell NWs with a Ge NW core diameter 
of 30 nm and a Si shell thickness of about 3 nm covered by a thin layer of native oxide.8,4 The 
NWs were drop casted onto an oxidized highly p-doped Si substrate and the Ge core NW was 
contacted by Al pads fabricated by electron beam lithography, 100 nm Al sputter deposition and 
lift-off techniques. To gain access to the Ge core nanowire, the Si shell was selectively removed 
by wet chemical etching for 10 s in buffered HF (7:1) to remove the native oxide layer followed 
by a 15 s treatment in KOH (30%). The Al-Ge exchange reaction is induced by rapid thermal 
annealing at a temperature of T = 674 K in forming gas atmosphere and results in the substitution 
of the Ge core by c-Al.12 The diameter of the Al core and the thickness of the Si-shell are thereby 
inherited from the initial Ge-Si core-shell NW geometry. Facilitating the proposed heterostructure 
formation scheme13, allows the integration of the core-shell heterostructures with tunable channel 
lengths in a FET architecture, with the highly p-doped substrate acting as back-gate.  
 
Electrical characterization: 
The electrical measurements at room-temperature and ambient conditions were performed using a 
combination of a semiconductor analyzer (HP 4156B) and a probe station. To minimize the 
influence of ambient light as well as electromagnetic fields, the probe station is placed in a dark 
box. Low-temperature measurements (5 - 298 K) were performed in vacuum at a background 
pressure of approximately 2.5×10−5 mbar using a 4He cryostat (Cryo Industries CRC-102) and a 
semiconductor analyzer (Keysight B1500A). Electrical measurements below T = 5 K were carried 
out using a self-built pumped 3He cryostat with a base temperature of T = 400 mK. Noise filtering 
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was achieved using a room temperature Pi-filter and at low temperature thermal coax of 
approximately 1 m in length. The resistance of the fridge wiring was  independently measured to 
be 370 Ω at 420 mK.  The device was probed at low temperature using both voltage and current 
biasing techniques with a National Instruments PCI DAC/ADC high frequency card. In the voltage 
biasing scheme a voltage divider consisting of a ratio of 50kW/50W was used to reduce the 
amplitude of the voltage source. A Femto variable gain transimpedance amplifier (DCPCA-200) 
was used to convert and amplify the induced current to a voltage signal measured by the NI card. 
In the current biasing scheme a 10 MW resistor was used to convert the voltage signal to a current 
signal with a maximum amplitude of 1 µA. The current was applied to the sample which was 
grounded at one end. The potential difference across the sample was amplified by two NF 
Electronic Instruments low noise preamplifiers (LI-75A), each of a gain of 100, in series. The 
back-gate was biased using a Yokogawa programmable voltage source. 
 
  
 18 
AUTHOR INFORMATION 
Corresponding Authors 
#Email: olivier.buisson@neel.cnrs.fr 
Author Contributions 
M.S. performed the device fabrication, experimental design. M.S., J.D., C.N., and R.K. conducted 
the electrical characterisation. A.L., O.B., C.N. and J.S. conceived the project, contributed 
essentially to the experimental design and provided expertise on theoretical interpretations. M.I.H., 
L.M.A. and E.R. carried out the TEM and EDX measurements and analysis. J.Y. and C.M.L 
provided the Ge/Si core/shell NWs, helpful feedback and commented on the manuscript. All 
authors analysed the results and helped shape the research and manuscript. 
 
Notes 
The authors declare no competing financial interest. 
 
ACKNOWLEDGMENT 
The authors gratefully acknowledge financial support by the Austrian Science Fund (FWF): 
project No. P29729-N27. The authors further thank the Center for Micro- and Nanostructures for 
providing the cleanroom facilities. We acknowledge support from the Laboratoire d’excellence 
LANEF in Grenoble (ANR-10-LABX-51-01). Financial support from the ANR-COSMOS (ANR-
12-JS10-0002) project is acknowledged. We acknowledge support from Campus France in the 
 19 
framework of PHC AMADEUS 2016 for PROJET N° 35592PB. J. Delaforce acknowledges the 
European Union’s Horizon 2020 research and innovation programme under the Marie 
Skłodowska-Curie grant agreement No 754303. We benefitted from the access to the Nano 
characterization platform (PFNC) in CEA Minatec Grenoble. The authors would like to 
acknowledge Silvano De Franceschi, François Lefloch, Kazi Rafsanjani and Tom Vethaak for 
beneficial discussions. 
 
REFERENCES 
 
1. Zhao, X., Wei, C. M., Yang, L. and Chou, M. Y. Quantum Confinement and Electronic 
Properties of Silicon Nanowires. Phys. Rev. Lett. 92, 236805 (2004). 
2. Lin, L., Li, Z., Feng, J. and Zhang, Z. Indirect to direct band gap transition in ultra-thin 
silicon films. Phys. Chem. Chem. Phys. 15, 6063 (2013). 
3. Irrera, A., Artoni, P., Iacona, F., Pecora, E. F., Franzò, G., Galli, M., Fazio, B., Boninelli, 
S. and Priolo, F. Quantum confinement and electroluminescence in ultrathin silicon 
nanowires fabricated by a maskless etching technique. Nanotechnology 23, 075204 (2012). 
4. Lu, W., Xiang, J., Timko, B. P., Wu, Y. and Lieber, C. M. One-dimensional hole gas in 
germanium/silicon nanowire heterostructures. Proc. Natl. Acad. Sci. 102, 10046–10051 
(2005). 
5. Ray, S. K., Katiyar, A. K. and Raychaudhuri, A. K. One-dimensional Si/Ge nanowires and 
their heterostructures for multifunctional applications—a review. Nanotechnology 28, 
 20 
092001 (2017). 
6. Xiang, J., Lu, W., Hu, Y., Wu, Y., Yan, H. and Lieber, C. M. Ge/Si nanowire 
heterostructures as high-performance field-effect transistors. Nature 441, 489–493 (2006). 
7. Hu, Y., Xiang, J., Liang, G., Yan, H. and Lieber, C. M. Sub-100 Nanometer Channel Length 
Ge/Si Nanowire Transistors with Potential for 2 THz Switching Speed. Nano Lett. 8, 925–
930 (2008). 
8. Xiang, J., Vidan, A., Tinkham, M., Westervelt, R. M. and Lieber, C. M. Ge/Si nanowire 
mesoscopic Josephson junctions. Nat. Nanotechnol. 1, 208–213 (2006). 
9. Conesa-Boj, S., Li, A., Koelling, S., Brauns, M., Ridderbos, J., Nguyen, T. T., Verheijen, 
M. A., Koenraad, P. M., Zwanenburg, F. A. and Bakkers, E. P. A. M. Boosting Hole 
Mobility in Coherently Strained [110]-Oriented Ge–Si Core–Shell Nanowires. Nano Lett. 
(2017). doi:10.1021/acs.nanolett.6b04891 
10. Hyun, J. K., Zhang, S. and Lauhon, L. J. Nanowire Heterostructures. Annu. Rev. Mater. Res. 
43, 451–479 (2013). 
11. Zheng, H., Li, Y., Liu, H., Yin, X. and Li, Y. Construction of heterostructure materials 
toward functionality. Chem. Soc. Rev. 40, 4506 (2011). 
12. Kral, S., Zeiner, C., Stöger-Pollach, M., Bertagnolli, E., den Hertog, M. I., Lopez-Haro, M., 
Robin, E., El Hajraoui, K. and Lugstein, A. Abrupt Schottky Junctions in Al/Ge Nanowire 
Heterostructures. Nano Lett. 15, 4783–7 (2015). 
13. Sistani, M., Luong, M. A., den Hertog, M. I., Robin, E., Spies, M., Fernandez, B., Yao, J., 
 21 
Bertagnolli, E. and Lugstein, A. Monolithic Axial and Radial Metal–Semiconductor 
Nanowire Heterostructures. Nano Lett. 18, 7692–7697 (2018). 
14. El hajraoui, K., Luong, M. A., Robin, E., Brunbauer, F., Zeiner, C., Lugstein, A., Gentile, 
P., Rouvière, J.-L. and Den Hertog, M. In Situ Transmission Electron Microscopy Analysis 
of Aluminum–Germanium Nanowire Solid-State Reaction. Nano Lett. 19, 2897–2904 
(2019). 
15. Ridderbos, J., Brauns, M., Shen, J., de Vries, F. K., Li, A., Bakkers, E. P. A. M., Brinkman, 
A. and Zwanenburg, F. A. Josephson Effect in a Few-Hole Quantum Dot. Adv. Mater. 30, 
1802257 (2018). 
16. Vigneau, F., Colao Zanuz, D., Mizokuchi, R., Huang, X., Tan, S., Maurand, R., Frolov, S. 
M., Sammak, A., Scappucci, G., Lefloch, F. and De Franceschi, S. Germanium quantum 
well Josephson field effect transistors and interferometers. Nano Lett. acs.nanolett.8b04275 
(2019). doi:10.1021/acs.nanolett.8b04275 
17. Ridderbos, J., Brauns, M., Li, A., Bakkers, E. P. A. M., Brinkman, A., van der Wiel, W. G. 
and Zwanenburg, F. A. Multiple Andreev reflections and Shapiro steps in a Ge-Si nanowire 
Josephson junction. Phys. Rev. Mater. 3, 084803 (2019). 
18. Ihn, T. Electronic Quantum Transport in Mesoscopic Semiconductor Structures. (Springer 
New York, 2004). 
19. Larsen, T. W., Petersson, K. D., Kuemmeth, F., Jespersen, T. S., Krogstrup, P., Nygård, J. 
and Marcus, C. M. Semiconductor-Nanowire-Based Superconducting Qubit. Phys. Rev. 
Lett. 115, 127001 (2015). 
 22 
20. Zwanenburg, F. a., Van Loon,  a. a., Steele, G. a., Van Rijmenam, C. E. W. M., Balder, T., 
Fang, Y., Lieber, C. M. and Kouwenhoven, L. P. Ultrasmall silicon quantum dots. J. Appl. 
Phys. 105, (2009). 
21. Wagner, R. S. and Ellis, W. C. Vapor-liquid-solid mechanism of single crystal growth. Appl. 
Phys. Lett. 4, 89–90 (1964). 
22. Fukata, N., Yu, M., Jevasuwan, W., Takei, T., Bando, Y., Wu, W. and Wang, Z. L. Clear 
Experimental Demonstration of Hole Gas Accumulation in Ge/Si Core–Shell Nanowires. 
ACS Nano 9, 12182–12188 (2015). 
23. Sze, S. M. and Ng, K. K. Physics of Semiconductor Devices. 3, (2006). 
24. Sistani, M., Staudinger, P., Greil, J., Holzbauer, M., Detz, H., Bertagnolli, E. and Lugstein, 
A. Room-Temperature Quantum Ballistic Transport in Monolithic Ultrascaled Al–Ge–Al 
Nanowire Heterostructures. Nano Lett. 17, 4556–4561 (2017). 
25. Greytak, A. B., Lauhon, L. J., Gudiksen, M. S. and Lieber, C. M. Growth and transport 
properties of complementary germanium nanowire field-effect transistors. Appl. Phys. Lett. 
84, 4176–4178 (2004). 
26. Kotekar-Patil, D., Nguyen, B.-M., Yoo, J., Dayeh, S. A. and Frolov, S. M. Quasiballistic 
quantum transport through Ge/Si core/shell nanowires. Nanotechnology 28, 385204 (2017). 
27. Beenakker, C. W. J. and van Houten, H. Quantum Transport in Semiconductor 
Nanostructures. (Academic Press, 1991). doi:10.1016/S0081-1947(08)60091-0 
28. Kubis, T. C. Quantum Transport in Semiconductor Nanostructures. (Walter Schottky 
 23 
Institut, Technische Universität München, 2009). 
29. Datta, S. Electronic transport in mesoscopic systems. (Cambridge University Press, 1995). 
doi:https://doi.org/10.1017/CBO9780511805776 
30. Micolich, A. P. What lurks below the last plateau : experimental studies of the 0.7 × 2e2/h 
conductance anomaly in one-dimensional systems. J. Phys. Condens. Matter 23, 443201 
(2011). 
31. Matsuo, S., Sugiura, H. and Noguchi, S. Superconducting transition temperature of 
aluminum, indium, and lead fine particles. J. Low Temp. Phys. 15, 481–490 (1974). 
32. Tinkham, M. Introduction to superconductivity. Courier Corporation, 2004. 
33. Buckel, W. and Kleiner, R. Superconductivity: Fundamentals and Applications, a text book. 
Wiely–VCH Publ, (2004). 
34. Schäpers, T. Superconductor/Semiconductor Junctions. 174, Springer Berlin Heidelberg, 
(2001). 
35. Kloeffel, C., Trif, M. and Loss, D. Strong spin-orbit interaction and helical hole states in 
Ge/Si nanowires. Phys. Rev. B 84, 195314 (2011). 
36. Blonder, G. E., Tinkham, M. and Klapwijk, T. M. Transition from metallic to tunneling 
regimes in superconducting microconstrictions: Excess current, charge imbalance, and 
supercurrent conversion. Phys. Rev. B 25, 4515–4532 (1982). 
 
